Design of New High-Performance Full Adder Using Hybrid-CMOS Logic Style for High-Speed Applications

Authors

  • Milad Jalalian Abbasi Morad DQ-CCNE/UFSM
  • Seyyed Reza Talebiyan
  • Ebrahim Pakniyat

DOI:

https://doi.org/10.5902/2179460X20784

Abstract

This paper, presents a new design for 1-bit full adder cell using hybrid-CMOS logic style. Using a novel structure for implementation of the proposed full adder caused it has better performance in terms of propagation delay and power-delay product (PDP) compared to its counterparts. According to the simulation results, the propagation delay of the proposed full adder is 22.8% less than the propagation delay of next fastest full adder, and the power-delay product of the proposed full adder is 22.7% less than the next best PDP. HSpice simulations using 65nm technology with a power supply of 1.2V was utilized to evaluate the performance of the circuits.

Downloads

Download data is not yet available.

Published

2015-12-19

How to Cite

Morad, M. J. A., Talebiyan, S. R., & Pakniyat, E. (2015). Design of New High-Performance Full Adder Using Hybrid-CMOS Logic Style for High-Speed Applications. Ciência E Natura, 37, 285–290. https://doi.org/10.5902/2179460X20784

Issue

Section

Special Edition

Most read articles by the same author(s)