M. J. A. Morad, S. R. Talebiyan, and E. Pakniyat, “Design of New High-Performance Full Adder Using Hybrid-CMOS Logic Style for High-Speed Applications”, CeN, vol. 37, pp. 285–290, Dec. 2015.