M. J. A. Morad, S. R. Talebiyan, e E. Pakniyat, “Design of New High-Performance Full Adder Using Hybrid-CMOS Logic Style for High-Speed Applications”, CeN, vol. 37, p. 285–290, dez. 2015.