Morad, M. J. A., Talebiyan, S. R., & Pakniyat, E. (2015). Design of New High-Performance Full Adder Using Hybrid-CMOS Logic Style for High-Speed Applications. Ciência E Natura, 37, 285–290. https://doi.org/10.5902/2179460X20784