(1)
Morad, M. J. A.; Talebiyan, S. R.; Pakniyat, E. Design of New High-Performance Full Adder Using Hybrid-CMOS Logic Style for High-Speed Applications. CeN 2015, 37, 285-290.